Abstract: Chip-level soft error rate is increasing owing to the device miniaturisation and largerscale integration. Soft errors are one of the major factors that degrade the reliability of integrated circuits, and soft error aware design is demanded for applications that cannot allow any failures. As one of the soft error countermeasures, spatial redundancy has been widely studied and adopted in real products because of its small speed overhead and easiness of implementation. On the other hand, temporal redundancy, which is another well-known technique, is rarely adopted in practical applications and its usefulness is not comparatively evaluated. This paper analytically evaluates the soft error immunity enhancement, thanks to temporal triplication. The evaluation result shows that the failure rate reduction of the temporal triplication is comparable to that of the spatial triplication in the supposed pipeline hardware and computation model. Keywords: reliability; soft error; redundancy; temporal triplication; spatial triplication.
Introduction
Chip-level soft error rate is increasing because the minimum amount of electric charge required to cause a bit inversion is decreasing with the device miniaturisation, and more and more devices are integrated into a chip (Kanekawa et al., 2011) . A soft error is a transitory error that is caused by high energy particles such as neutrons and alpha particles. When an alpha particle penetrates into a chip, electrical charge is induced on the track. When a neutron collides with an atom in a chip and a nuclear reaction occurs, secondary ions are generated and they induce electrical charge on their tracks. The electric charge induced directly by alpha particles or indirectly by neutrons causes a bit-flip of a memory element such as SRAM or flip-flop (FF) (single event upset; SEU) or a glitch in a combinatorial circuit (single event transient; SET) (Kastensmidt et al., 2006) . Soft errors are one of the major factors that threaten the reliability of integrated circuits, and soft error aware design is indispensable for applications that cannot accept any failures, for example, transportation systems and financial systems to which we devote our life and property. In addition, radiation hard design is demanded for equipment used in harsh radiation environment such as in outer space (Kanekawa et al., 2011) .
Spatial redundancy and temporal redundancy are representative countermeasures against soft errors (Kastensmidt et al., 2006; Stanisavljević et al., 2011) . With spatial redundancy, identical operations are simultaneously executed in multiple modules and the results are compared for error detection and error correction. Advantages of spatial redundancy are limited speed degradation and easiness of implementation, whereas the area overhead is significant. Therefore, spatial redundancy is suitable for the systems where processing speed degradation is not acceptable, such as aircraft control (Stanisavljević et al., 2011) .
On the other hand, temporal redundancy has not been studied much compared to spatial redundancy. For temporal redundancy, two approaches are reported. The first approach takes a majority vote of the data which are captured and stored at different timings (Nicolaidis, 1999) . The second approach executes identical operations two times and compares the results (Bustamante and Al-Asaad, 2012) . Both these approaches cause speed degradation; however, there is an advantage that the area overhead is smaller compared to spatial redundancy. When the hardware cost is a primary design concern, temporal redundancy is a good candidate as a countermeasure to soft errors. However, few practical implementations of temporal redundancy are reported and its usefulness is not shown quantitatively. To make use of temporal redundancy for reliable system design, it is necessary to clarify the relation between design parameters (such as frequency of result comparison) and failure rate, and to maximise the benefit from temporal redundancy. This paper quantitatively evaluates the enhancement of soft error immunity in a temporally triplicated circuit that executes identical operations three times and votes them.
The evaluation is carried out analytically taking into account both SEUs and SETs. For this analysis, we devise circuit and computation models of temporal triplication, and enumerate the failure conditions in which the circuit may output incorrect computation results. For each condition, we derive an analytic expression of the failure occurrence probability, and input concrete numbers for case studies.
The rest of this paper is organised as follows. Section 2 presents circuits to be evaluated and their operations. Section 3 explains preparations for the evaluation, including basics of probability computation and assumptions. Section 4 derives analytic expressions of failure rate. Evaluation results are shown in Section 5, and concluding remarks are given in Section 6. Figure 1 shows the temporally triplicated circuit under evaluation in this paper. The circuit has a multi-stage pipeline structure, and the module composing a single stage consists of three input memories (M 1 , M 2 and M 3 ), one voting unit (V) and one execution unit (E). The input memories are modelled bit-wise, and the voting unit performs bit-wise operations. The execution unit is a sequential circuit that consists of combinatorial circuits and FFs. In a module, voting results of three data stored in three input memories are given to the execution unit and an identical task is executed three times in order to realise temporal triplication. Each execution result of three individual identical tasks is stored in three different output memories, respectively, where the output memories correspond to the input memories of the next stage module 
Multiplex circuits to be evaluated and their operations
DŽĚƵůĞ ƚŽ Ğ ŶĂůǇǌĞĚ Figure 2 shows the execution timings of three identical tasks. T 1 , T 2 and T 3 are three identical tasks and the execution time of each task is t e , that is, T 1 is executed from time 0 to time t e , T 2 is executed from time t e to time 2t e and T 3 is executed from time 2t e to time 3t e . During each task execution, the access to the input memories is supposed to occur irregularly and the total memory access time of each task is represented as t v . This memory access time is introduced to consider a fact that SETs occurring at the voting unit affect the execution result only when the input memory is accessed. Figure 2 Timing diagram of identical tasks (T 1 , T 2 and T 3 ) execution and memory access
Note: Each task execution time is t e , and the total memory access time in each task is t v .
For a comparison purpose, we also prepare a spatially triplicated circuit and an ordinary circuit without redundancy, and they are illustrated in Figures 3 and 4 . The spatially triplicated circuit has a multi-stage pipeline structure similar to the temporally triplicated circuit, whereas each stage module consists of three input memories, three voting units and three execution units. In each module, three identical tasks are executed simultaneously using three execution units. The ordinary circuit without redundancy also has a multi-stage pipeline structure, but it does not include any countermeasure mechanisms against soft errors. A module consists of one input memory and one execution unit, and the execution unit executes a task only once with the data in the input memory. 
Note that the required time for task completion in the temporally triplicated module is 3t e , whereas the required time in the spatially triplicated module and the ordinary module is t e . From the viewpoint of processing time, the spatially triplicated module is superior to the temporally triplicated module. On the other hand, the area of the temporally triplicated module is smaller than that of the spatially triplicated module. More specifically, the circuit area that corresponds to two execution units and two voting units can be reduced. 
Preparation for evaluation
This section gives basics of probability computation and assumptions which are necessary to compute the failure rate of the circuits explained in the previous section.
Basics of probability computation
This subsection explains basic probability computation for failure rate analysis (Stanisavljević et al., 2011; Koren and Krishna, 2007) . Fault rate λ(t) is the number of fault occurrence per a unit time. When the fault rate is a fixed time-invariant value, it can be expressed as a constant λ. As a unit of the fault rate, failure in time (FIT) is often used. 1 FIT is defined as 1 × 10 -9 /hour. Reliability R(t) is the probability that correct operation is kept until time t. When the fault rate is expressed as the time-invariant constant of λ, the reliability can be calculated by equation (1). Equation (1) assumes a fault directly results in a failure and is not masked.
Cumulative failure probability F(t) is the probability that a failure has occurred by time t.
Mean time to failure (MTTF) μ is the mean operating time until a failure occurs. If the fault rate is expressed as the time-invariant constant of λ, MTTF can be calculated by
Supposing that the fault rate of 1-bit memory is given by constant λ, the reliability and cumulative failure probability of n-bit memory (R n (t) and F n (t)) can be calculated as follows:
Failure occurrence in triplicated circuits and assumptions for analysis
In the supposed pipeline structure, there are three situations in which the computation result becomes wrong. The first situation is the case that wrong values are given to the execution unit and are not masked during the task execution. In the ordinary circuit, any errors in the input memory affect the computation result. On the other hand, in the temporally/spatially triplicated circuits, three memories in a module are supposed to store identical data. Even when one input memory stores a wrong value, the voting unit masks the wrong value and outputs the correct value to the execution unit, as long as the other two input memories keep the correct value at the same address. For the failure occurrence in the triplicated circuits, the two memories need to store the wrong value at the same address. In the triplicated circuits, a wrong value is also given to the execution unit when an SET occurs at the voting unit during the input memory access. The second situation is the case that soft errors occur at the execution unit and are not masked during the task execution. In the execution unit, there is a possibility that SEUs occur at the FFs and SETs occur at the combinatorial circuits. The third situation is the case that SEUs occur at the output memories after the computation result is stored. In this situation, even when the execution unit operates correctly, the computation result becomes wrong.
In this paper, we define failure states in the triplicated modules as the states where wrong values are stored at the same address of the output memories when the three identical tasks are completed. This is because wrong values at the same address cannot be masked by the voting unit and the next pipeline module cannot operate normally. In the ordinary module, even when the number of wrong values in the output memory is one, the next pipeline module cannot execute correct operations, and hence the failure states are defined as the states where the output memory contains one or more wrong values after the task completion. In the next section, we will investigate error occurrence conditions that lead to failure states. We will refer to this error occurrence conditions as failure conditions in the following. Once all the failure conditions are enumerated in each supposed circuit, the failure rate is given by the sum of occurrence rates of individual failure conditions.
To enumerate the failure conditions and compute the occurrence rates of those conditions, we need some assumptions in the circuit operations and some parameter definitions. First, we list the common assumptions for the temporally/spatially triplicated circuits and ordinary circuit below.
• We consider soft errors that occur during the identical tasks execution. In other words, we consider soft errors that occur from time 0 to time 3t e in the temporally triplicated circuit and from time 0 to time t e in the spatially triplicated circuit and the ordinary circuit.
• We take into account SEUs that occur at the input/output memories and FFs inside the execution units and SETs that occur at the voting units and the combinatorial circuits inside the execution units.
• When the first task starts (time 0), all the bits of the input memories are correct.
• When a bit inversion occurs or an incorrect value is stored at a FF in the execution unit, there is a possibility that the error propagates throughout the execution unit during the task execution. In this case, the correctness of all the bits stored in the output memory cannot be guaranteed. For example, in temporally triplicated circuit, when an SEU occurs at a FF in the execution unit during the first task execution (from time 0 to time t e ), the correctness of the stored value cannot be guaranteed in all the bits of the output memory 1 .
M ′ As the worst case, we regard that all the bits in memory 1 M ′ are incorrect in this paper. On the other hand, it does not affect the output memories 2 M ′ and 3 . M ′
• In each output memory, we take into account SEUs that occur after the corresponding task execution starts. For example, in the output memory 1 M ′ of the temporally triplicated circuit, SEUs that occur from time 0 to time 3t e are considered. Similarly, SEUs that occur from time t e to time 3t e in the output memory 2 , M ′ and SEUs that occur from time 2t e to time 3t e in the output memory 3 M ′ are considered.
For the evaluation of the temporally/spatially triplicated modules, following assumptions are added.
• At most two soft errors occur in a module during the identical tasks execution. This is because the minimum number of soft errors needed to be the failure states is two in the temporally/spatially triplicated modules. The probability of three or more soft errors occurrence is relatively low, and hence it is not considered.
• Only during the input memory access, SETs that occur at the voting unit affect the execution result. The total memory access time of each task is t v as defined in the previous section.
We add a following assumption for the evaluation of the ordinary module.
• At most one soft error occurs in a module during the interval of t e . This is because the minimum number of soft errors needed to fall in the failure states is one in the ordinary module, namely, any single soft error leads to the failure states in the ordinary module. The probability of two or more soft errors occurrence is relatively low, and hence it is not considered.
Note that for estimating and comparing the failure rates, we need to take into account the major contributors to the overall failure rate. In the triplicated circuits, the major conditions that contribute to the overall failure rate are two error occurrence, since three error occurrence involves one more probability multiplication in the probability computation. Similarly, in the ordinary circuit, the major conditions are one error occurrence. Table 1 lists parameter definitions used in the evaluation of soft error immunity. λ u is the SEU rate of 1-bit memory. λ t is the SET rate of a unit circuit, where the unit circuit is a voting circuit with 3-bit input and 1-bit output. In this paper, SET rate is defined quite differently. It is defined as the rate that an SET occurs and is propagated and stored in a FF taking into account the logical and electrical masking. We assume that SET rate of the combinatorial circuit increases in proportion to the circuit area. α and β are the area ratios of a voting unit and an execution unit to a unit circuit. m is the number of bits of an input/output memory, and n is the number of FFs in an execution unit. t e is the execution time of a task, and t v is the total access time to the input memories as defined before. t v also corresponds to the time in which the voting unit is active. r mem_acs is the memory access rate to the input memories, and t e , t v and r mem_acs have the following relation. This section derives analytic expressions that represent the occurrence rate of each failure condition in the supposed circuits. The overall failure rate of each circuit is given by the sum of occurrence rate of each failure condition. Here, we define 1 -exp(-x) as P(x) [equation (8)]. In the following, P(x) is often used for simplifying the equations of occurrence rate.
Temporally triplicated module
We discuss the failure occurrence conditions in the temporally triplicated circuit. 
In equation (9), the first term corresponds to the probability that two SEUs occur, and it is given by the square of cumulative failure probability. P(nλ u t e ) in the first term is the probability that an SEU occurs at a FF out of n-bit FFs during the interval of execution time t e . The second term represents possible combinations of two tasks. In the third term, the product of the first term and the second term is divided by the time required to execute three tasks for converting the probability into rate.
Case 2 Two SETs occur at the execution unit during any two task executions (an SET per a task execution).
( )
P(βλ t t e ) in equation (10) represents the probability that an SET occurs at the combinatorial circuits in the execution unit during the interval of t e .
Case 3 An SEU occurs at the execution unit during any one task execution and an SET occurs at the execution unit during other task executions.
In this case, possible combinations of a task where an SEU occurs and a task where an SET occurs are six, which is included as the third term of equation (11). Case 4 Two SETs occur at the voting unit during any two task executions (an SET per a task execution).
( 1 2 ) P(αλ t t v ) in equation (12) corresponds to the probability that an SET occurs at the voting unit during the interval of voting time t v .
Case 5 An SET occurs at the voting unit during any one task execution, and an SEU occurs at the execution unit during other task executions.
( ) ( )
Case 6 An SET occurs at the voting unit during any one task execution, and an SET occurs at the execution unit during other task executions.
Case 7 Two SEUs occur at the same address of any two input memories from time 0 to time 2t e . In this case, the results of task T 2 and T 3 can be wrong.
P(mλ u • 2t e ) is the probability that an SEU occurs at 1-bit out of m-bit in an input memory during the interval of 2t e . P(λ u • 2t e ) represents the probability that an SEU occurs at the same address of other two input memories during the interval of 2t e . The product of the first term and the second term corresponds to the probability that two SEUs occur at the same address of two input memories during the interval of 2t e . The term of three represents the number of possible combinations of two input memories. Case 8 Two SEUs occur at the same address of any two output memories. 
P(mλ u t e ) × P(λ u • 2t e ) represents the probability that two SEUs occur at the same address of the output memories 3 M ′ and 2 . M ′ As assumed in the previous section, in each output memory, we consider SEUs that occur after the corresponding task execution starts. Hence, we take into account SEUs that occur during the interval of t e and 2t e in the output memories 3 M ′ and 2 , M ′ respectively. Similarly, P(mλ u t e ) × P(λ u • 3t e ) corresponds to the probability that two SEUs occur at the same address of 3 M ′ and 1 , M ′ and P(mλ u • 2t e ) × P(λ u • 3t e ) is that of 2 M ′ and 1 . M ′ Case 9 An SEU occurs at the execution unit during any one task execution, and an SEU occurs at any one output memory that corresponds to the other tasks. 
( 1 7 ) P(nλ u t e ) × P(mλ u t e ) × 2 corresponds to the probability that an SEU occurs at the execution unit during task T 1 or T 2 execution and an SEU occurs at the output memory 3 . M ′ Similarly, P(nλ u t e ) × P(mλ u • 2t e ) × 2 represents the probability that an SEU occurs at the execution unit during task T 1 or T 3 execution and an SEU occurs at the output memory 2 .
M ′ P(nλ u t e ) × P(mλ u • 3t e ) × 2 is the probability that an SEU occurs at the execution unit during task T 2 or T 3 execution and an SEU occurs at the output memory 
Case 11 An SET occurs at the voting unit during any one task execution, and an SEU occurs at any one output memory that corresponds to the other tasks.
Spatially triplicated module
Similarly, the failure rate of a spatially triplicated module is given by the sum of occurrence rates of the failure conditions. There are 11 failure conditions in the spatially triplicated module, and these failure conditions are listed below:
Case 1 Two SEUs occur at any two execution units (an SEU per an execution unit).
.
Case 2 Two SETs occur at any two execution units (an SET per an execution unit).
Case 3 An SEU occurs at any one execution unit, and an SET occurs at other execution unit.
U E T E spatial u e t e e
λ P nλ t
Case 4 Two SETs occur at any two voting units (an SET per a voting unit).
Case 5 An SET occurs at any one voting unit, and an SEU occurs at the execution unit that uses the voting results from other voting unit.
Case 6 An SET occurs at any one voting unit, and an SET occurs at the execution unit that uses the voting results from other voting unit.
( ) ( )
Case 7 Two SEUs occur at the same address of any two input memories.
Case 8 Two SEUs occur at the same address of any two output memories.
Case 9 An SEU occurs at any one execution unit, and an SEU occurs at any one output memory that corresponds to the other tasks.
Case 10 An SET occurs at any one execution unit, and an SEU occurs at any one output memory that corresponds to the other tasks.
( ) ( )
Case 11 An SET occurs at any one voting unit, and an SEU occurs at any one output memory that corresponds to the other tasks.
Ordinary singular module
In one module of the ordinary circuit without redundancy, there are four failure conditions below:
Case 1 An SEU occurs at the execution unit.
Case 2 An SET occurs at the execution unit.
Case 3 An SEU occurs at the input memory.
( ) 
Evaluation results
This section gives and discusses the evaluation results of the failure rate.
Parameter setup
Before discussing the evaluation results, we describe the parameter setting used for evaluation. Assuming a satellite environment, we set λ u to 2 FIT (Fuller et al., 2001 ). In Section 3, α was defined as the area ratio of a voting unit to a unit circuit, which is a voting circuit with 3-bit input and 1-bit output. In this paper, a voting unit is assumed to have 16-bit operation granularity and α is set to 16. r mem_acs is set to 0.1 supposing that the memory access accounts for 10% of the total operation. We assume that the combinatorial circuits and FFs in an execution unit have the same area size, and set r comb/ffs to 1. As previously mentioned, t v and β are determined by other parameters with equations (6) and (7). For calculating β, the areas of a FF and a unit circuit are set to 234 and 81, respectively, referring an industrial 65 nm cell library. To take into account the impact of the circuit size, we suppose three circuit sizes; a small scale circuit, a medium scale circuit and a large-scale circuit, where both m and n are set to 64 bits, 1,024 bits and 16,384 bits, respectively. λ t and t e are varied within a certain range in the evaluations, and the settings of these parameters are explained later.
Comparison between temporal triplication, spatial triplication and no redundancy
In the temporal triplication, the temporal interval between the successive voting operations is an important parameter for reliability, design complexity and capacity of an input memory. This temporal interval is determined by the execution time of each task t e . Figures 5 to 7 show the relation between t e and failure rate at each circuit scale. λ t is set to 2 FIT in this subsection. In each figure, the horizontal axis is the task execution time t e and the vertical axis is the failure rate. The failure rate increases as the circuit becomes larger and the execution time becomes longer. This is because the larger circuit includes more elements that have the possibility of SEU and SET occurrence, and the longer execution time has a higher probability of error occurrence per task execution. Compared with the circuit without redundancy, temporal triplication reduces the failure rate at all the circuit scales, that is, the temporal triplication improves soft error immunity. For example, when the task execution time is 10 -3 s, the failure rate becomes 11 orders of magnitude lower at the medium scale circuit. Comparing the temporally triplicated circuit and the spatially triplicated circuit, both the failure rates are at the same level. The improvement of soft error immunity with temporal triplication is comparable to that with spatial triplication. The temporal triplication can be chosen instead of the spatial triplication depending on the requirements of performance and area. On the other hand, for both the spatial and temporal triplication, the reduction of the failure rate from the ordinary circuit without redundancy decreases with an increase in circuit scale and execution time. This tells us that fine-grained voting operations in space and time are necessary to attain lower failure rate. Figure 8 shows the relation between MTTF of the temporally triplicated circuit and task execution time at each circuit scale. The horizontal axis is execution time t e and the vertical axis is MTTF. MTTF becomes shorter with an increase in t e and circuit scale. In the case of large ordinary circuit, MTTF is 0.59 years. On the other hand, MTTF of the temporally triplicated circuit of the same size is much longer. For example, it is about 10 10 years when the execution time is 10 -3 s. The temporal triplication is effective for designing the circuits that are not allowed to cause any failures in a period much longer than normal device lifetime of a few tens of years. 
Dominant failure conditions
Next, we discuss dominant failure conditions of the temporally triplicated circuit among 11 failure conditions explained in the previous section. For making it easier to interpret the results, we categorised the 11 failure conditions into three groups; SEU-related conditions, SEU-and-SET-related conditions and SET-related conditions. SEU-related conditions include case 1, case 7, case 8 and case 9. Similarly, SEU-and-SET-related conditions contain case 3, case 5, case 10 and case 11, and SET-related conditions are case 2, case 4 and case 6. Figure 9 shows the portion of failure conditions at the temporally triplicated circuit, where the horizontal axis is the ratio of SET rate λ t to SEU rate λ u (λ t / λ u ). In this evaluation, the ratio of SET rate to SEU rate is swept to examine how the dominant failure conditions depend on the relative SET rate. Execution time t e is set to 10 -3 s, and the circuit scale is medium. When the SET rate is two or more orders of magnitude lower than the SEU rate, the percentage of SEU-and-SET-related conditions and that of SET-related conditions are less than 5%, and the dominant failure conditions are SEU-related conditions. Especially, the dominant failure conditions included in the SEU-related conditions are case 1 and case 9, where this reason is explained later. On the other hand, when the SET rate is comparable to the SEU rate, the SEU-and-SET-related conditions become the most dominant. However, in general, the SET rate is a few orders of magnitude lower than the SEU rate. For example, reference (Harada, 2014) shows that SET rate is lower than 1/100 of SEU rate in a 36 mm 2 chip, where SRAM and FFs occupy 1/2 and 1.4 of the chip, respectively. It should be noted that this rate comparison in (Harada, 2014 ) is based on (Harada et al., 2012 . Therefore, failures due to SEU have a stronger impact than failures due to SET in actual environment. We also obtained the same conclusion from the results of the small scale and large-scale circuits. The evaluations so far assumed that the number of FFs in the execution unit n was equal to the number of bits in the input memory m. However, this relative size depends on applications. To explore the dependence of the failure rate on the relative memory size (n / m), we evaluated the portions of individual failure conditions in the temporally triplicated circuits under various combinations of n and m. When n / m >> 1, the amount of data transferred to the next task is small. On the contrary, when n / m << 1, the amount of data transferred to the next task is large. Figure 10 shows the evaluation result. The horizontal axis is the ratio of n to m (n / m), and the vertical axis is the percentage of each failure condition. In this evaluation, λ t is set to 0.02 FIT and t e is 10 -3 s. λ t is two orders of magnitude lower than λ u , and therefore the percentages of SEU-and-SET-related and SET-related conditions (case 2 -case 6, case 10 and case 11) are very small. m is fixed to 1,024 bits, whereas n is varied between 64 bits to 16,384 bits. As can be seen in Figure 10 , the dominant failure conditions are case 1 and case 9 regardless of the ratio of n to m. When n / m is 16, case 1 is the dominant failure condition. When n / m is less than 4, case 9 is the dominant failure condition. Other conditions included in SEU-related conditions, which are case 7 and case 8, cannot be dominant because of the following reason. The input/output memory is spatially triplicated, and hence errors can be masked by voting unless SEUs occur at the same address of the memories. On the other hand, we assume that the correctness of all the bits in the output memory cannot be guaranteed owing to the error propagation when an SEU occurs at a FF in the execution unit. Because the probability that SEUs occur at the same address of different two memories (case 7 and case 8) is much lower than the probabilities of case 1 and case 9, therefore, case 1 or case 9 is the dominant failure condition.
Both case 1 and case 9 are related to SEUs that occur at FFs in the execution unit. Therefore, in this case, using radiation hardened-by-design FFs such as DICE FF (dual interlocked cell FF) (Calin et al., 1996) and SEILA (soft error immune latch) (Uemura et al., 2015) is effective for failure rate reduction.
Conclusions
This paper analytically evaluated the enhancement of soft error immunity thanks to temporal triplication. Evaluation results show that the temporal triplication improves soft error immunity as we expected, and the improvement of soft error immunity is comparable to that with spatial triplication. For both the temporal and spatial triplication, MTTF decreases with an increase in execution time and circuit scale, which suggests the granularity of voting operation in time and space needs to be tuned to satisfy the reliability requirement. In addition, the evaluation results show that SEU-related failures are dominant in actual environment where the SET rate is two or more orders of magnitude lower than the SEU rate. It is also pointed out that the FFs in the execution module are more vulnerable than the input/output memories.
